Step forward to map fully parallel energy efficient cortical columns on field programmable gate arrays Abstract: This study presents energy and area-efficient hardware architectures to map fully parallel cortical columns on reconfigurable platform -field programmable gate arrays (FPGAs). An area-efficient architecture is proposed at the system level and benchmarked with a speech recognition application. Owing to the spatio-temporal nature of spiking neurons it is more suitable to map such architectures on FPGAs where signals can be represented in binary form and communication can be performed through the use of spikes. The viability of implementing multiple recurrent neural reservoirs is demonstrated with a novel multiplier-less reconfigurable architectures and a design strategy is devised for its implementation.
Introduction
The idea of reservoir computing (RC) was initially introduced by Maass et al. [1] and Jaeger and Haas [2] . In their works, in [1, 2] , the network activity is regarded as 'reservoir' where a memory-less readout device was used and trained to classify information from an untrained recurrent neural reservoir. Jaeger used analogue sigmoidal neurons as network units and called the model echo state network (ESN) [2] , while Maass called it liquid state machine (LSM) and focused on networks of spiking neurons [1] . Both ESNs and LSMs are generally called reservoir computing (RC) [3] . These RC networks have been applied in a broad range of applications [2, [4] [5] [6] [7] , that is, speech recognition, human action recognition and object tracking. There have been several studies in the past to investigate the paradigm of RC [3, 8, 9] but none of them provide any guidelines as how to implement and analyse a stable reservoir on hardware/ software (HW/SW) platforms. To address this deficiency, authors in [10, 11] demonstrated the viability of implementing neural reservoirs on software platforms. The main focus of this research was to investigate and analyse the impact of input connectivity and to elaborate the parameters that affect the stability of neural reservoirs. Software implementation of small scale reservoirs is not a serious bottleneck, however, to exploit the inherent parallelism of cortical columns, hardware implementations are essential. Implementing neural-based applications on programmable hardware is challenging because the maximum size of a network that can be implemented on a target field programmable gate array (FPGA) is restricted by the logic and arithmetic operators available on a single device. Therefore a HW/SW co-design strategy has to be devised for implementation of neuro inspired systems on reconfigurable platforms. A specific bottleneck in implementing large scale artificial neurons on reconfigurable platform is the limited number of embedded multipliers available on a single device. The number of multipliers grows as the square of the number of neurons. A fully connected two layer network of size 10 neurons will require 100 multipliers, and if the network size is increased to 100 neurons it will require 10 000 embedded multipliers [12] [13] [14] .
This paper is a continuation of the work published in [12] where the authors outlined a framework for possible implementation on reconfigurable platforms. It exploits previously published techniques, namely area efficient multiplier-less architecture, which overcomes the burden of multipliers required for synaptic multiplications [13, 14] . To investigate the viability of implementing RC paradigm on HW/SW platform, this work presents area efficient spiking neurons architectures. These architectures are targeted for large scale implementation of neuro-inspired cortical columns for computational related tasks such as sensory fusion. The presented architectures are used as the basic building blocks for fully parallel implementation of multiple cortical columns on FPGAs. The hardware architectures implemented are inspired by 'microcircuits' which plays a fundamental role in cortical computation [1] . The main purpose of these so called microcircuits is to read out information and communicate with the neighbouring microcircuits connected in a columnar fashion. One of the limitations in implementing large scale spiking neural networks on HW/SW platforms is the limited size of the network, its scalability and weight storage for online training. RC alleviates the burden of training at the network level where only the readout neurons are used for classification. The proposed architecture fully exploits the scalability and reconfigurability of FPGAs at the network level, where the focus is on three main areas: pre-processing, post-processing and reconfigurable neural reservoir. Pre-and post-processing is performed in software and fully parallel recurrent neural reservoir or microcircuit is implemented on FPGA hardware. To evaluate the reservoir dynamics, it is tested and benchmarked with an example of isolated spoken digit recognition -Texas Instruments 46-Word (TI46) [15] .
The organisation of this paper is as follows. In Section 2, the methodology and experimental details will be elucidated. Section 3 discusses area-efficient architectures for reservoir implementation on reconfigurable hardware and Section 4 demonstrates a HW/SW co-design strategy benchmarked with a speech recognition application. Section 5 concludes the paper.
Methodology

Pre-processing
Pre-processing of speech signals is an important step to develop an efficient and robust digit recognition system. In this process, silence portion of the speech signal is segregated from the voiced region. This process is also called silence removal stage for aiming to reduce the computational complexity and to improve the processing time. A significant amount of data processing could be minimised by accurately detecting three different parts of speech signals, that is, voices, un-voiced and silence, as depicted in Fig. 1 .
In Fig. 1 , an end-point detection technique is used where signal energy is calculated and a threshold value is determined. The threshold is compared to the standard deviation of the signal power. A sampling rate of 12 kHz is used for a spoken digit '5' for duration of 0.69 s (8260 samples) while the total silence time is 0.37 s (4440 samples). The actual signal time can be calculated by subtracting the silence time from the total signal time. The actual signal time is 0.32 s or 3840 samples. The signal pre-processing time can be reduced by up to 53% by using silence removal technique as stated above (0.37/0.69 × 100 = 53%).
Feature extraction
Feature extraction is an important step where salient features are extracted by applying an appropriate speech coding technique to collect data that can be considered as information. There are several techniques that could be used for feature selection and a detailed comparison is provided in [3] . In the proposed method, an approach is adopted where a temporal based LPC (linear predictive coding) technique is used for encoding speech signals [16] . LPC is the most powerful speech analysis technique that uses Levinson-Durbin recursive algorithm to accomplish the task [17] . Most speech processing algorithms analyse speech signals frame by frame with a fixed frame rate, where frame is considered as a time window. It is computationally expensive and not feasible to process all frames in the signal. It also leads to some problems, because of the various signal lengths the total number of frames could be different. For this experiment, a total of four frames were selected for each spoken digit in linear distance from the start and end point of the signal, 7 coefficients per time frame over four frames, and hence a total 28 of features per sample were processed. The LPC coefficients from each spoken digit were used as input vectors for testing the baseline feed forward and the reservoir-based networks. In reservoir-based network, LPC co-efficient from each spoken digit were used to perturb the neural reservoir and membrane states were recorded and used as input vectors for training and testing the backend classifier for isolated spoken digit recognition.
An LPC method can mathematically be written as
In (1),x(n) is the predicted signal value, x(n-i) is the previous observed value and a i is the predictor coefficient where i = 1, …, p. A mean-squared-error (MSE) function can be calculated as follows
where x (ij) is the predicted value by the individual sample i for target value j (out of n samples) andx j is the target value for sample j. It is important to minimise the MSE between the actual sample and the estimated one. The error generated by this estimate can be calculated as
In (3), E(i) is the calculated error, x(i) is the true signal value andx(i) is the target value. Once the silence is removed from speech signals, a sampling frequency of 12 kHz was used and an end point detection technique applied for noise removal. A hamming window was used where frames were overlapped and sampled at 50 Hz with each frame size was fixed at 30 ms. Once the silence removal technique is applied on speech samples, the second step is to implement and investigate the so called 'reservoir'. The rationale behind RC is to overcome the computational burden of recurrent neural network training. In the paradigm of RC, the partial response of a recurrent reservoir is observed from outside by any suitable classification algorithm such as back propagation. It is much easier and more computationally efficient to train the output layer only or so called 'readout' neurons, instead of training the complete network of recurrent neurons.
Reservoir dynamics
There are two characteristics of a stable reservoir namely separation and approximation [1] . These two properties are important for a readout network to classify input data. If a reservoir is not able to differentiate two separate inputs then the readout will not be able to classify the input information. In this experiment, a reservoir was generated in stochastic fashion as stated in a previously published work of the authors [10] . There are certain parameters which play a significant role in stable reservoir dynamics such as type of neurons used in the reservoir, size of the reservoir and their connectivity. It is worth mentioning that an overall classification accuracy not only depends on reservoir dynamics but also depends on factors such as input feature vector used to perturb the neural reservoir. In the authors' previous work, several experiments were conducted to observe the internal dynamics of the neural reservoir; details are reported in [10] .
A reservoir was constructed with mathematical model of neurons as described in the following equation
In (4), t m is the time constant of membrane, V m is the membrane voltage, V resting is the membrane resting potential (which is set to 0 V), I syn (t) is the synaptic input current and I noise is a Gaussian random noise. The membrane potential is initialised with a value of 0.0135 V and membrane threshold, V th is set to 0.015 V. An output spike is fired if the membrane voltage V m exceeds a threshold voltage, V th . Once an output spike is fired, the membrane potential resets itself to the values of V reset . Our selection of parameters in these experiments is based on the data obtained from Henry Markram's Lab in Lausanne [18] . Information processing in artificial representation of cortical neurons primarily depends on two issues: (i) what model describes spiking dynamics of each neuron and (ii) how the neurons are connected. There have been several studies to investigate the connectivity of cortical neurons and further details are provided in [18] [19] [20] [21] [22] .
Backend processing
To investigate the classification accuracy, total dataset was divided into training and testing. The dataset was comprised of 200 samples in total for digits (0-9). Each digit was spoken by five different speakers with four utterances by each speaker. In total, 28 features were used for each sample with LPC. To evaluate an overall performance of the readout classifier different training sets and hidden layer neurons were investigated. The best performance achieved was limited to 89% for test data sets. To compare with the MATLAB-based multi-layer perceptron (MLP) benchmark, a gradient descent with adaptation training algorithm was used where the goal was set to 0.01 (see Table 1 ). The number of inputs to the MLP classifier were equal to the total number of features, different numbers of hidden neurons are shown in Table 1 and the number of output neurons were equal to the total number of classes, which are ten for this experiment.
Simulation procedure
The inputs can be fed into the reservoir in two different ways: analogue currents and spike trains. In these experiments, spike trains were used and fed into the reservoir as synaptic currents, as described in Fig. 2 . There is substantial evidence that biologically plausible neurons communicate through spike trains [23, 24] . To investigate this, the input analogue values were converted into Poisson spike trains and processed for reservoir-based classification. A Poisson process can be characterised as an interval process with exponential distribution and can be expressed as
In (5), p(t) is the probability density function of an exponential distribution, the parameter l is the parameter of the distribution and t is the interspike interval. Spike trains were generated where interspike intervals were randomly drawn from an exponential distribution. The recurrent neural reservoir was perturbed by input spike trains and once the reservoir was perturbed with each input digit (encoded into spike trains) and states were recorded. The inputs were used one after another and reservoir states were www.ietdl.org recorded for each sample separately. The reservoir states were sampled in a linear scale from 0 to 1 at the time step of 0.25 s and in total five states were used for each sample. According to the theory of RC, a simple readout will suffice to classify inputs with the partial information extracted through a stable reservoir. All these sampled states were collected and used for an offline readout (MLP classifier) training and testing. For a reservoir of size 8 neurons, in total five states were extracted for each sample (each state had eight membrane potentials) and in total 40 data points (8 × 5) were used as one training sample for the readout. The readout network was trained with the training samples and tested with the test data set. The MLP classifier consisted of a single hidden layer and ten output neurons. The same procedure is used for reservoir size of 15 and 27 neurons. To quantify the classification accuracy, the standard supervised MATLAB algorithms were investigated while different reservoir sizes were used to investigate the separation property. The total number of input neurons for feed forward readout network depends on the size of the reservoir. In total 40 inputs are required for a reservoir size of 8 neurons (8 × 5), 75 for a reservoir size of 15 neurons (15 × 5) and 135 for a reservoir size of 27 neurons (27 × 5).
Reconfigurable architecture for reservoir implementation
To exploit the inherent parallelism of cortical neurons, optimised hardware architectures were developed for FPGA implementation. In a network of spiking neurons, each input neuron receives signals from other neurons with different synaptic strengths at different times. A single neuron is further connected with other neurons in the network through synaptic clusters. These clusters are shared among neurons in a network and the membrane dynamics and their corresponding spike firing times are affected by the synaptic efficacy of these clusters, as depicted in Fig. 3 .
LIF (leaky integrate-and-fire) neuron model was chosen for the implementation of the neural reservoir and the mechanism of synaptic integration was modelled by the following equation
where V s is the sum of incoming synaptic potentials to the membrane, N s is the number of synapses, w i is the synaptic efficacy and x i are the incoming binary spikes 0 or 1 at time t. These synaptic potentials were accumulated in a membrane and, when the total synaptic potential exceeded a certain threshold, an output spike was generated. The neuron firing dynamics were modelled with the following equation In (7), V m is the membrane potential, V reset is the reset potential, V m (t-1) is the membrane potential at the previous time step, V s is the sum of synaptic potential and V leakage is the exponentially decreasing leakage voltage with time constant t. The membrane voltage V m (t) will be at V reset if V s (t) > V th , otherwise the membrane potential will be equivalent to the second term in (7). The time required to simulate a reservoir depends on its size and the node type used to construct the reservoir. Simulating small networks on sequential machines may not be critical but for large scale networks it becomes a significant overhead. The simulation time increases many folds if larger reservoirs are to be simulated. To evaluate the simulation time requirement on sequential machines, different reservoirs were simulated on Intel Pentium P4 (3.20 GHz speed and I GB RAM). As shown in Fig. 4 , the simulation time increases almost at the order of 2.5 which makes it impractical to simulate large scale reservoirs on software platforms.
Hardware implementation of spike-based neurons is advantageous because these neurons communicate through short pulses (spikes) and the information is conveyed through exact timing of these pulses where the shape of the spike has no relevance to the information [21] . For an area-efficient implementation of a neural reservoir on reconfigurable hardware, it is necessary that the use of area hungry operators such as multipliers are minimised or completely avoided [13, 14] . In traditional modelling of synapses, inputs are multiplied with fixed weights and because of this multiplication the number of multipliers increases with an increased number of synapses. This is a serious bottleneck for an efficient implementation of medium to large scale networks on a single FPGA device. In the proposed design, special emphasis is given to the minimisation of the number of embedded multipliers required for the implementation of synapses.
The architecture was split into two sub structures: synapse and membrane. For synapse modelling, a stochastic strategy is proposed where inputs were encoded in spike trains and spike counters were used to model synaptic strengths. The incoming spikes were counted and weighted through a fixed weight value. An output value of '1' is generated through a simple logic AND function when both inputs were high, as shown in Fig. 5 .
As can be observed in Fig. 5 , each neuron has multiple synapses where input pulses were counted and weighted through a fixed weight value. The synapse function implemented in the proposed architecture is a simple logic function of two inputs (incoming spike trains and fixed weight values). The fixed weight values were stored in the registers and random values were generated through a linear feedback shift register (LFSR). The fixed weight values were compared with the randomly generated values and if the generated value equals the fixed weight value and the number of incoming pulses were equal to the value of pulse counter then an output spike is generated, if not, no pulse is generated. The pulses generated accumulate and hence contribute to the overall membrane potential. This procedure is repeated during the course of the full presentation of the input spike trains. The random weight generation on FPGA was performed with the Xilinx System Generator's (XSG) [25] 'LFSR' block. This block supports both the Fibonacci and Galois structures. A Fibonacci structure was chosen by using XOR gate at the beginning of the register chain that XORs the outputs from some of the registers going into the first register. The LFSR output was set up to start at a specified initial seed value and step www.ietdl.org through a repeatable sequence of states determined by the LFSR Fibonacci structure, XOR gate and initial seed. The random weight generator block (LFSR) generates new weights at each time step in the range of ± 0.5. A total of 6 bits were used for their implementation and, because of this simplified yet area efficient technique, the multipliers were completely avoided and synapse multiplication was modelled with a logic function of two variables W (fixed weights) and I (incoming spikes). The weights were represented with a fixed point representation of 4 bits in a Fix_4_3 format.
The synaptic values of '1' were scaled down through shift right operations. This scaling is important for practical reasons so that enough time is given to the membrane potential to accumulate synaptic inputs and once the total membrane potential exceeded a threshold value, an output spike was generated and connected with other neurons in the network. The threshold voltage was set to 0.15 V and reset voltage to 1 mV. In the absence of spikes, the membrane potential decays exponentially to the reset voltage based on the programmable value of the decay constant. A decay constant value of −0.11 was used in these simulations. The parameters selection is empirical and based on the spiking behaviour of LIF neuron model.
The second half of the architecture is implemented as a neural membrane as shown in Fig. 6 , where synaptic currents (synapse accumulation unit) are accumulated in the membrane (accumulator) and an output spike is generated when the total membrane potential exceeded a programmable threshold V th . The threshold is modelled with a comparator block and after spike generation, the membrane potential was set to a 'reset' value through a register. The membrane of the neuron is implemented as an 18 bit accumulator with 12 bit binary points. It should be noted that a fixed point precision 'Fix_18_12' was used for synaptic accumulation in the neural membrane by taking into account the minimum area utilisation on FPGA.
A programmable threshold value of 0.15 V is used and after spike generation the accumulator was reset to the value of 1 mV. In the absence of input spikes, the membrane potential decays exponentially to the reset voltage and starts integrating after arrival of new incoming spikes. The exponential decay depends on the value of the programmable decay constant t. Once an output spike is fired, the neuron immediately resets to the voltage level 0.
The architecture was implemented with the XSG toolbox and a discrete time step of 0.125 ms was chosen for these simulations. The maximum clock speed is defined implicitly which depends on the propagation delay of the components used in the design. In XSG, the computational blocks receive inputs and produce outputs at every clock cycle. The Xilinx blocks were assigned computation latencies in order to match paths which have to be simulated in parallel. XSG blocks have default latencies associated with each block. Individual latencies from each computational block were calculated to balance the paths that have to be simulated in parallel. In order to assign the clock period for simulation, worst case delay of the circuit was calculated. The fixed point simulations were used where total number of bits were defined along with the binary points. The fixed point format provides flexibility in the number of bits used to represent a number. It is not area efficient to use the same fixed point representation for all the blocks in the design, therefore a format has to be chosen which is good enough to provide the required precision and accuracy. For this implementation, both synapses and neuron (membrane) were represented with 18 bits in the Fix_18_12 bit format. Other blocks such as LFSR, comparators, constant values and register delays were represented with different precision formats in order to save area as shown in Table 2 .
A trade-off has to be made in precision and area where higher precision will cost more area and less precision could cause errors. In order to test the spiking behaviour of implemented architectures as explained by (6) and (7), the VHDL code was generated with Xilinx ISE design suite and synthesised for FPGA implementation where different hardware resources and maximum frequency was calculated. The design was targeted for Virtex-II Pro device (xc2vp50) with a speed grade of 5 [26] . A single neuron with two synapses took 85 slices out of 23 616. The design could run with a maximum clock speed of 74 MHz after default optimisation process within XSG toolbox. FPGA runs slower than maximum clock speed because of the single cycle implementation of our design. Another reason for slower clock speed achieved on FPGA is because of automated code generation from XSG blocks and inefficient mapping of global and local routing lines for internal connections and in/out ports. The synapses were modelled without multipliers; however, one embedded multiplier will be required to model exponential decay of a leaky membrane. A total of 680 slices and 8 multipliers are required for a reservoir of size 8 neurons with 16 synapses. It takes only 8 slices to implement two synapses, and if the total number of synapses were increased to 100 it will take 400 slices. If the synapses were modelled with traditional multiplication technique, then a reservoir of size 8 neurons with 16 synapses requires 24 embedded multipliers (16 for synapses and one for leaky membrane for each neuron) and by increasing the number of synapses the requirement for multipliers will increase linearly and the maximum number of synapses will be limited by the maximum number of embedded multipliers. The proposed design completely avoids the multipliers for synapses and, regardless of the number of synapses, only one multiplier will be required per neuron. It is possible to optimise the speed of a network by either increasing the frequency of the clock or increasing the step size. The maximum frequency allowed in a design is restricted by the maximum delay in a combinational path which is also termed as the worst case delay. The overall speed can be improved by breaking some of the longest combinatorial paths and introducing some registers. The overall speed can also be improved by increasing the step size, however, care must be taken to analyse the details of the design so that spike activity is not missed during the intervals of time steps. The proposed architecture offers an alternative solution for implementing one big cortical column on a single device or several compact fully parallel columns.
Proof of concept
The proposed reconfigurable architecture described in Section 4 was tested with the TI46 dataset [15] . To validate the functionality of the neural reservoir, an integrated HW/SW co-design was used where signal pre-and post-processing was performed in software and the reservoir (cortical columns) was implemented on hardware as depicted in Fig. 7 . The input speech signals were pre-processed to remove silence parts and features were extracted with the technique of linear predictive coding. These features were further converted into Poisson spike trains to be processed as an input stimulus. The spike trains were used as inputs to the reservoir and different states were recorded for post-processing. One state corresponds to the membrane potentials of all the neurons in the reservoir. In this experiment, where a reservoir of size eight neurons is used, eight membrane potentials were recorded in one state. In total, 20 spike trains were generated for one digit and 200 spike trains were processed through the reservoir for a total of 10 digits. The 'readout' neurons (feed forward network) were implemented in software for the classification of input digits.
The network is constructed in such a way that each neuron was connected with a minimum of two inputs where input spikes were weighted through fixed weights. In order to interface the input spike trains with the neural reservoir, they have to be converted into Simulink Boolean type through input gateways. These input spike trains were used to perturb the reservoir and the responses were collected in terms of membrane potentials and stored in MATLAB workspace for backend classification. The reservoir has to be simulated for the total time steps equivalent to the time steps of spike trains in order to feed input data into the reservoir. Once the total states were recorded, they were further sampled and only five states were recorded for post-processing, the states were recorded in linear scale from start to the end of states. The readout neurons were Fig. 7 Overview of HW/SW environment for reservoir-based recognition www.ietdl.org trained offline until the algorithm converged to the goal and tested with the test samples to evaluate their classification accuracy. As shown in Fig. 8 that a three-layered recurrent neural reservoir (3 × 2 × 3) was implemented where input vectors were directly connected to the neuron cells and each cell had a minimum of two synapses. A total of 8 neuron cells with 16 synapses were implemented. It is possible to increase the number of neurons and synapses with a chain of adders for synaptic accumulation. All the neurons in the reservoir work in parallel because all inputs and corresponding random weights were accessed simultaneously. A total of 16 fixed weights were stored for 8 neurons in the network where each neuron had minimum two inputs. The input stimulus to the reconfigurable reservoir was the Poisson spike trains which were generated off-chip. The reservoir states (membrane potentials) were also stored off-chip for backend classification.
An MLP classifying engine was implemented as a backend in software. Total data was split into two sets: training and testing. One training sample consisted of 40 data points (five states of total number of eight neurons at five linear time steps from start to the end) and 10 output neurons were used in the output layer which corresponds to the 10 isolated digits. The network was trained with the training samples where each training sample was compared with the target and the accuracy is calculated. The total number of 30 hidden neurons were used which was found to be the best combination with input layer neurons. The overall accuracy drops if the number of hidden layer neurons were increased or decreased. After testing with the test data and different hidden layers an overall accuracy of 98% was achieved on test data and 100% accuracy was achieved on training data set. Different standard back propagation training algorithms were tested but best results were achieved when the network was trained with the MATLAB Levenberg-Marquardt training algorithm. The training took 124 s and converged to the goal after 25 iterations.
Conclusion
To exploit the inherent parallelism of cortical neural networks, this work presented a novel HW/SW paradigm for developing a reservoir-based approach on reconfigurable platform. Fully parallel optimised reconfigurable hardware architectures were developed at the network level and resources were calculated. The results demonstrated that area-efficient synapse processing is possible and the multipliers required for synapse implementation can be avoided. The proposed architectures are scalable and can easily be scaled on multiple FPGAs to form distributed compact parallel columns. There are distinct advantages associated with these architectures such as optimised circuit size and elimination of control circuitry. Moreover, each cell is implemented as standalone computing unit and interconnected with neighbouring neurons. These advantages make it possible to design and implement large self-contained neural reservoirs for sensory fusion tasks on reconfigurable platforms.
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